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Preparing graphene and its derivatives on functional substrates may open enormous opportunities
for exploring the intrinsic electronic properties and new functionalities of graphene. However, efforts
in replacing SiO2 have been greatly hampered by a very low sample yield of the exfoliation and
related transferring methods. Here, we report a new route in exploring new graphene physics
and functionalities by transferring large-scale chemical vapor deposition single-layer and bilayer
graphene to functional substrates. Using ferroelectric Pb(Zr0.3Ti0.7)O3 (PZT), we demonstrate
ultra-low voltage operation of graphene field effect transistors within ±1 V with maximum doping
exceeding 1013 cm−2 and on-off ratios larger than 10 times. After polarizing PZT, switching of
graphene field effect transistors are characterized by pronounced resistance hysteresis, suitable for
ultra-fast non-volatile electronics.
PACS numbers: 72.80.Vp
As a one-atom-thick single crystal, graphene’s elec-
tronic properties [1] are closely related to its supporting
substrates. SiO2 provides excellent optical contrast, the
key in discovering graphene by micromechanical exfolia-
tion, but with critical drawbacks, such as surface rough-
ness, high concentration of surface impurity charges, sur-
face optical phonons, hydrophilic surface properties, and
low dielectric constant (κSiO2 = 3.9). Such drawbacks
not only limit the carrier mobility but also the dielectric
gating strength by the maximum polarizability Pmax =
ε0κSiO2Emax ≈ 1.7µC/cm
2, where Emax ≈ 0.5V/nm is
the breakdown field of SiO2. Substantial progresses in
replacing SiO2 have already been made, such as signif-
icant mobility enhancement of single-layer graphene on
boron nitride [2], and non-volatile polymer (top) gating
of single-layer graphene [3, 4]. However, efforts in this
direction are in general constrained by the difficulty of
exfoliating and identifying in particular single and bilayer
graphene on different substrates.
The rapid progresses in Copper-based chemical vapor
deposition methods (Cu-CVD) have now made wafer-
scale graphene synthesis and graphene transfer feasible
both for single-layer graphene (SLG) [2, 5] and bilayer
graphene (BLG) [6], providing great advantages in sub-
strate engineering of graphene for exploring new physics
and functionalities [3, 7–11]. With respect to substrates,
ferroelectric materials are unique both in non-volatile
gating [3] and high polarizability up to 100 µC/cm2
(6 × 1014 cm−2 in charge density) [12], 60 times larger
than SiO2. With such high gating strength, it is possible
to heavily dope graphene beyond the linear band disper-
sion regime (∼ 1 eV) and reach the van Hove singularities
[13]. Such high doping, which in contrast to electrolyte
gating [14] is gate-tunable even at liquid helium temper-
ature, may also be of great importance for verifying the
recent theoretical prediction of strong electron-phonon
interactions and high-temperature superconductivity in
graphane and related materials [15]. For graphene elec-
tronics, this level of gating strength may enable the open-
ing of a sizeable non-volatile bandgap up to ∼ 300 meV
[16] in bilayer graphene field effect transistors [17]. This
is critical not only for achieving high current on-off ratio
> 104 for logic operations but also for improving ∆R/R
for memory device applications. Equally important, it
can significantly reduce the switching voltage to below
1 V while exceeding the highest doping by SiO2 gating
(1013 cm−2) [18].
In this letter, we demonstrate the device operation
of Cu-CVD single-layer and bilayer graphene field effect
transistors on ferroelectric Pb(Zr0.3Ti0.7)O3 (PZT) sub-
strates. Transistor and non-volatile memory operations
have been realized by controlling PZT polarization mag-
nitude. The ultra-high κ of PZT in the linear dielec-
tric regime allows graphene field effect transistors to be
switched on and off within ±1 V with maximum doping
exceeding 1013 cm−2. After polarizing PZT, the switch-
ing of graphene field effect transistors are characterized
by a pronounced resistance hysteresis, ideal for ultra-fast
non-volatile memory.
Large-scale graphene used in this study was synthe-
2FIG. 1. (a) AFM of 360 nm PZT thin film. (b) AFM cross-
section of PZT surface. (c) Optical image of high bilayer
coverage graphene on SiO2. The same batch graphene is
transferred on PZT. (d) Raman spectra of Cu-CVD graphene
on PZT, showing multiple reflection interference induced en-
hancement in 2D intensity. (e) FWHM and peak positions
of Raman G peaks of Cu-CVD graphene on PZT and SiO2,
showing significant substrate-induced strain on PZT. (f) and
(g) QHE of CVD GFeFETs on PZT, showing the SLG/BLG
quantization plateaux of (N +1/2)4e2/h and 4Ne2/h respec-
tively. The pronounced hysteresis in both ρxx and σxy is
introduced by the ferroelectric gating.
sized by the CVD method on pure copper foils [2, 5].
By controlling the post-growth annealing time, graphene
with high bilayer coverage of up to 40%, ideal for com-
paring the performance of both systems, are synthe-
sized. Subsequently, CVD graphene was transferred to
360 nm PZT, using the method introduced by Li et al
[19, 20]. Standard e-beam patterning and metallization
was used to fabricate 3 micron size graphene ferroelec-
tric graphene field effect transistors (GFeFETs). The
GFeFETs were then electrically characterized from room
temperature (RT) to 3 K in vacuum in a four-contact
configuration using lock-in amplifiers.
Fig. 1a shows the surface morphology of our PZT thin
films measured by atomic force microscopy (AFM). PZT
has periodic thickness variations of ∼ 30 nm at a typical
width of 35µm. These are easily seen as red and green
stripes in optical microscopy (Inset of Fig. 1d). Cu-
CVD graphene transferred on PZT shows selective en-
FIG. 2. (a) Cu-CVD GFeFET arrays on PZT. Inset:
Schematic of an individual Hall bar device. Scale bar: 2 µm.
(b) RT R vs VBG of a GFeFET in the linear dielectric regime
of PZT. Typical mobility is ∼ 2000 cm2V−1s−1. (c) Linear
doping vs VBG relation in the linear regime with a doping
coefficient of α = 6.1 × 1012cm−2V−1 and κ = 400. (d) RT
polarization measurements of PZT thin film in the linear di-
electric regime using a GFeFET as the top electrode.
hancement in Raman 2D intensity due to multiple reflec-
tion interference [21]. Raman also indicates significant
substrate-induced strain in Cu-CVD graphene on PZT.
As shown in Fig. 1e, G peaks of Cu-CVD graphene on
PZT show a noticeable red shift of ∼ 10 cm−1 and broad-
ening of full width at half maximum (FWHM), compared
to CVD graphene on SiO2. Using the G red shift, we es-
timate the PZT-induced strain to be ∼ 0.2% [22]. This
implies that Cu-CVD graphene adapts to the polycrys-
talline surface of PZT after transfer, which may provide
a lithography free approach for substrate engineering of
local strain in graphene [23]. Note that by reducing the
thickness of PZT to 120 nm, SLG and BLG are both op-
tically and Raman distinguishable. However, thin PZT
films usually have much larger leakage currents. In this
study, we use quantum Hall effect measurements to de-
termine the layer number of graphene. Typical QHE for
single-layer and bilayer CVD GFeFET on PZT is shown
in Fig. 1f and 1g respectively. The characteristic quanti-
zation sequences of (N +1/2)4e2/h for SLG and 4Ne2/h
for BLG demonstrate the high quality of our Cu-CVD
graphene.
In Fig. 2a, we show a wafer-scale array of Cu-CVD
GFeFETs on PZT. Fig. 2b shows the typical resistance
vs gate voltage characteristics (R vs VBG) of GFeFETs
without polarizing the PZT thin film by limiting VBG
below 1.1 V. In this linear dielectric regime, GFeFETs
exhibit high on/off ratios exceeding 10 times with negli-
gible R vs VBG hysteresis at ultra-low operating voltages
previously known only from electrolyte gated samples.
3Hall measurements yield a linear doping vs VBG rela-
tion of n = αVBG, with α = 6.1 × 10
12 cm−2V−1 (Fig.
2c). This doping coefficient translates into a κ as high as
400 using the electrical displacement continuity equation
at the graphene/PZT interface [3, 4]. The high doping
coefficient and κ are further confirmed by polarization
measurement on the PZT thin film using the GFeFET
as the top electrode (Fig. 3c). Compared to the pre-
vious literature report of GFeFETs on 400 nm epitaxial
Pb(Zr0.2Ti0.8)O3 using multilayer graphene [24], the dop-
ing coefficient in our CVD GFeFETs on PZT is almost
6 times higher. The difference in κ and doping coeffi-
cient is most likely due to the different compositions of
the PZT thin films. Indeed, by substitutional doping of
Pb by Lanthanum (La) and by fine tuning the ratio be-
tween Zr and Ti, we have observed a much enhanced κ
of ∼ 2000 (not shown). Note that GFeFETs on PZT
have a very broad transition area near the Dirac point,
manifested by significant deviation from linear n vs VBG
relation below 3 × 1012 cm−2 (Fig. 2b and 2c). This in-
dicates the electron-hole puddle intensity of graphene on
PZT is an order-of-magnitude higher than graphene on
SiO2. The strong charge inhomogeneity in graphene on
PZT is likely due to the unpolarized surface dipoles of
ferroelectric thin films.
Beyond the linear regime (VBG > 1.1V), the polar-
ization of PZT leads to a pronounced hysteresis in R vs
VBG (Fig. 3a). The increasing P r not only increases the
separation between the two resistance peaks, but also de-
creases the resistance minimum. This is because that in
the polarized regime, dipole charges on ferroelectric are
aligned along the same direction and flip as a single do-
main. Such domain flipping of dipole charges effectively
mimics the clustering of organic residues, which are ex-
pected to reduce long-range scattering in CVD graphene
[25]. Indeed, after fully polarizing the PZT thin film,
there is a factor of ∼ 2 enhancement in mobility to
∼ 4000 cm2V−1s−1. The resistance hysteresis in Fig. 3a
can be utilized for non-volatile memory and data storage
applications [3]. Compared to the ferroelectric polymer
used in Ref. [3], PZT allows for a significantly lower de-
vice operating voltage (< 1 V), much faster switching
speed (< ns), and ultra-high endurance (1010 cycles). In
Fig. 3c, we show the fatigue test (±10 V) of PZT thin
films using a GFeFET as the top electrode. The nearly
constant Pr indicates that graphene can effectively stop
metal in the top layer migrating into PZT, which is the
main degradation mechanism of inorganic ferroelectric.
The slight degradation during the first 10k cycles is likely
due to the low work function aluminum, which may con-
tact exposed PZT surface during the wire bonding pro-
cess.
In conclusion, the combination of high-quality Cu-
CVD graphene and functional substrates will greatly
speed up the studies of all graphene-based electronics.
We demonstrate the wafer-scale patterning and device
FIG. 3. (a) The evolution of R vs VBG hysteresis as a function
of maximum VBG. The asymmetry in two resistance peaks are
induced by the asymmetrical polarization hysteresis of PZT.
(b) RT polarization measurements of PZT thin film in the
polarized regime. (c) Fatigue test of PZT thin film using
CVD GFeFET as the top electrodes.
operations of Cu-CVD graphene-ferroelectric field-effect
transistors on PZT substrates, integrating both transis-
tor and non-volatile memory functionalities on the same
chip by controlling the local ferroelectric polarization
magnitude. In the linear regime of PZT, we demonstrate
ultra-low voltage operations of GFeFETs within ±1 V,
which can be used as controlling transistors for address-
ing and reading/writing of memory unit cells. After po-
larizing PZT, the hysteretic switching of GFeFETs are
ideal for ultra-fast non-volatile data storage. To fully
utilize the switching speed of PZT, a constant doping is
required to electrostatically “biased” the symmetrical fer-
roelectric doping hysteresis and create two distinct resis-
tance states [24]. This can be realized by non-destructive
charge-transfer doping via the deposition of low work
function materials on the top surface of GFeFETs [26].
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